onARM

Cortex-R4

The Cortex-R4 (F) processor is a 32-bit processor with targeted with embedded applications with high demands in computation performance, low latency and advanced memory features. It is based on ARMv7-R Architecture, supports the ARM instruction set as well as the Thumb-2 instruction set. Beside from instruction set features in most ARM processors, ARMv7-R architecture also supports Enhanced Digital Signal Processing (DSP) instructions, Single Instruction Multiple Data (SIMD) instructions, and hardware divide instructions. In addition, the Cortex-R4F processor also has floating point instruction support. The Cortex-R4X processor is functionally the same as Cortex-R4, but it is implemented with a special technology from Intrinsity to allow even higher operating speed while lowering power consumption. The processor design is based on Harvard architecture (separate instruction and data interface), with an 8-stage pipeline that support dual issue, results in superscalar class performance (1.6 DMIPS/MHz). It also supports optional instruction cache memory, data cache memory and multiple Tightly Coupled Memory (TCM) interfaces for high speed local data accesses. The TCM configuration is be very flexible and support features like wait states and Direct Memory Access (DMA). To make the Cortex-R4(F) processor suitable for safely critical and highly reliable systems, it included a Memory Protection Unit (MPU), a Non-Maskable Interrupt (NMI) input, and error detection support on cache and TCM interfaces with parity or Error Correction Code (ECC). The Cortex-R4 and Cortex-R4F processor are suitable for embedded systems include automotive, imaging and storage devices, and can be used with a number of Real Time Operating Systems (RTOS).

Core Overview
FamilyCortex
ArchitectureARMv7-R
Product LineEmbedded
Pipeline Stages8
Instruction Set
ARM InstructionsSupported
Thumb InstructionsUnsupported
Thumb2 InstructionsSupported
DSP InstructionsSupported
SIMD InstructionsUnsupported
Memory Interface
Cache 4k-64kSupported
TCM 0 to 8MBSupported
MMUUnsupported
MPUSupported
Debug Interface
ETM-R4, CoreSight
Power Modes
Run, Standby, Shutdown

Documents