Keil Logo


Information in this article applies to:

  • C51 Version 7


I have configured code and variable banking and everything is working fine. However, it appears that variable banking modifies all I/O Port bits during bank switching in the functions ?C?CSTXPTR and ?C?CLDXPTR. Is this correct or are there other configuration options?


Basically there are two ways to define the far memory banking routines:

The first way is with the XBANKING.A51 file. This configuration file allows you to modify the variable banking routines. Variable banking is completely independent of the program code banking. It is your task to exclude port pins that should be not modified by modifing the macro LOAD_BANK.

The second way is with the L51_BANK.A51 file. This configuration file allows you to configure program code banking using several different options. When you set ?B_VAR_BANKING EQU 1, L51_BANK.A51 manages the variable banking of your application via the same extension pins used for program code banking.

When you configure ?B_MODE EQU 0, L51_BANK.A51 just modifies the SFR I/O port pins required to address the number of banks that you have defined.

For ?B_MODE EQU 1, all 8-bits of memory mapped XDATA I/O Port are modified.

?B_MODE EQU 4 allows you to define individual macros that switch to a specific bank. Using this option, you must exclude port pins that you do not want to modify.




The following Discussion Forum threads may provide information related to this topic.

Last Reviewed: Monday, July 18, 2005

Did this article provide the answer you needed?
Not Sure
  Arm logo
Important information

This site uses cookies to store information on your computer. By continuing to use our site, you consent to our cookies.

Change Settings

Privacy Policy Update

Arm’s Privacy Policy has been updated. By continuing to use our site, you consent to Arm’s Privacy Policy. Please review our Privacy Policy to learn more about our collection, use and transfers
of your data.